



RC0,1,2,3: LLLL => PCIe 1 lane
 RC4 Low -> clock request ???
 RC5&6 low -> single PPort, no serials



Title		
M.2 B-key'd LPT interface		
Size	Document Number	Rev
A	M"BLPT	A
Date:	Sunday, August 25, 2024	Sheet 1 of 1